
Micrel, Inc.
KSZ8841-PMQL
October 2007
55
M9999-100407-1.5
PHY 1 MII Register Basic Control Register (Offset 0x04D0): P1MBCR
This register contains the MII register control for the chip function.
Bit
Default
R/W
Description
Is the Same as
15
0
RO
Soft reset
NOT SUPPORTED
14
0
RW
Reserved.
13
0
RW
Force 100
1 = Force 100 Mbps if AN is disabled (bit12)
0 = Force 10 Mbps if AN is disabled (bit12)
P1CR4, bit 6
12
1
RW
AN enable
1 = Auto-negotiation enabled
0 = Auto-negotiation disabled
P1CR4, bit 7
11
0
RW
Power down
1 = Power down
0 = Normal operation
P1CR4, bit 11
10
0
RO
Isolate
NOT SUPPORTED
9
0
RW
Restart AN
1 = Restart auto-negotiation
0 = Normal operation
P1CR4, bit 13
8
0
RW
Force full duplex
1 = Force full duplex if AN is disabled (bit12)
0 = Force half duplex if AN is disabled (bit12)
P1CR4, bit 5
7
0
RO
Reserved
6
0
RO
Reserved
5
0
R/W
HP_mdix
1 = HP Auto MDIX mode
0 = Micrel Auto MDIX mode
P1SR, bit 15
4
0
RW
Force MDIX
1 = Force MDIX
0 = Normal operation
P1CR4, bit 9
3
0
RW
Disable MDIX
1 = Disable auto MDIX
0 = Normal operation
P1CR4, bit 10
2
0
RW
Disable far end fault
1 = Disable far end fault detection
0 = Normal operation
P1CR4, bit 12
1
0
RW
Disable transmit
1 = Disable transmit
0 = Normal operation
P1CR4, bit 14
0
RW
Disable LED
1 = Disable LED
0 = Normal operation
P1CR4, bit 15